| - Compliant with IS-95C | |
| - FPGA solution | |
| - Modulator, Demodulator, Vitervi Decoder | |
| - Purchaser : Hyundai Electronics | |
| - Compliant with CDMA200 and W-CDMA | |
| - FPGA solution | |
| - Modulator, Demodulator | |
| - Purchaser : ETRI etc. | |
| - Compliant with 3GPP (IMT-1000/UMTS) | |
| - Max Data Rate : 384kbps | |
| - Channel Coding Convolutional coding : k=9, r=1/2, 1/3 Turbo coding: coding rate 1/3 |
|
| - TrCH Multiplexing | |
| - Purchaser : ETRI | |
| - Compliant with 3GPP (TS 25.212 v.3.2.0) | |
| - High-per for mance logMAP decoder | |
| - No external RAM (memory optimized design) | |
| - Includes inter leaver (form 40 to 5114 bits) | |
| - Data Rates : MAX. 2jMbps | |
| - 6-bit soft decision | |
| - Flexible I/O configuration | |
| - Optimized for ASIC production | |
| - S/W simulator for easy parameterization | |
| - Test B/D or Simulator Accelation B/D | |
| - Registration as core IP or Xilinz(U.S.A FPGA firm) | |
| - Applicable to 3GPP TrCH CODEC | |
| - Code Rate : 1/2, 1/3, 1/4 (Constraint length K=9) | |
| - Data Rate : Up to 1Mbps | |
| - Decoding Mode : Continuous or Frame | |
| - BER : 10-3 for voice, 10-5 for data | |
| - 4-bit soft decision | |
| - Power Input : DC 3.3 ~ 6.0 V | |
| - Board Size : 92 x 70 mm2 (8 layer PCB) | |
| - JTAG port for Flash memory programming | |
| - External Interface :
Two 80-pin expansion headers, 2 RS232 Serial Port, 1 USB, Compact Flash card interface ( supports the CF-type Ethernet Card; LP-E) |
|
| - Applicable to CDMA Cellular/PCS/WLL/IMT-200 System modem |
|
| - BPSK, (O)QPSK, CQPSK modulation | |
| - Various mode configuration | |
| - Compliant with Korea WLL Specification | |
| - Data Rate : 144 Kbps | |
![]() |
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
|
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||